Zum Hauptinhalt springen Zur Suche springen Zur Hauptnavigation springen

Testing of Interposer-Based 2.5D Integrated Circuits

Krishnendu Chakrabarty, Ran Wang
Provides a single-source guide to the practical challenges in testing of 2.5D ICsPresents an efficient method to locate defects in a passive interposer before stackingDescribes an efficient interconnect-test solution to target through-silicon vias (TSVs), the redistribution layer, and micro-bumps for shorts, opens, and delay faultsProvides a built-in self-test (BIST) architecture that can be enabled by the standard TAP controller in the IEEE 1149.1 standardDiscusses two ExTest scheduling strategies to implement interconnect testing between tiles inside an SoC dieIncludes a programmable method for shift-clock stagger assignment to reduce power supply noise during SoC die testing in 2.5D ICsIncludes supplementary material: sn.pub/extras
Autor: Chakrabarty, Krishnendu Wang, Ran
EAN: 9783319547138
Auflage: 001
Sprache: Englisch
Seitenzahl: 196
Produktart: Gebunden
Verlag: Springer International Publishing Springer International Publishing AG Springer Nature Switzerland
Veröffentlichungsdatum: 29.03.2017
Schlagworte: Prozesstechnik
Größe: 17 × 160 × 241
Gewicht: 465 g

Verwandte Artikel

Krishnendu Chakrabarty, Ran Wang
Testing of Interposer-Based 2.5D Integrated Circuits
131,00 €*
inkl. MwSt, zzgl. Versand